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In order to achieve ultra-high radio frequency output power densities in GaN-based transistors new
thermal management solutions must be developed for efficient heat extraction, including the use of
high thermal conductivity substrates. Integration of GaN devices with the highest thermal
conductivity material available, diamond, instead of the standard GaN-on-SiC, can lead to a
substantial reduction in device thermal resistance. Current GaN-on-diamond transistors are shown
to result in a 40% reduction in peak channel temperature when benchmarked against equivalent
GaN-on-SiC transistors, with the potential for even further reductions through optimization. In
order to understand the contribution of substrate and GaN/substrate interface to the device thermal
resistance, a 3D Raman thermography mapping and modelling approach has been developed. The
GaN/diamond interface thermal resistance is found to have the largest contribution to the thermal
resistance of current GaN-on-diamond devices.VC 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4865583]
Great progress had been made in the field of high-
frequency, high-power amplifiers in the past decade, enabled
by the excellent electrical properties of AlGaN/GaN-based
high electron mobility transistors (HEMTs): High operating
voltage, operating frequency and radio frequency (RF) out-
put power density.1,2 Managing Joule self-heating at such
high RF output power densities is currently one of the key
challenges for further developing GaN-based RF devices, as
these devices operate at much higher power densities than
GaAs RF devices for example. Self-heating is detrimental to
performance and reliability, especially considering the
Arrhenius relationship between channel temperature and de-
vice mean time to failure (MTTF), whereby a small increase
in operating temperature can lead to significant decrease in
lifetime.3 Therefore, power dissipation is typically de-rated
to ensure long-term reliability. Improved thermal manage-
ment will enable channel temperatures to be kept within a
safe working limit and achieve the full output power density
potential of GaN-based RF devices.
Contributions to the thermal resistance of AlGaN/GaN
HEMTs arise in the heat path between the transistor channel
and heat sink, including: GaN epilayer, substrate and ulti-
mately die mounting and packaging.4 The role of the sub-
strate as a heat spreader is particularly important because of
its close proximity to the 2DEG conduction channel at the
AlGaN/GaN interface, where Joule self-heating occurs.
Silicon carbide has a relatively high thermal conductivity (up
to jSiC 420–490W/mK) when compared to alternative sub-
strate materials used for GaN epitaxy, for example silicon
(jSilicon¼ 140W/mK). GaN-on-SiC devices are therefore
currently the standard for high-power RF applications.5,6
However, the thermal resistance of GaN-on-SiC devices is
still a limiting factor when designing RF devices with high
output power densities. While some improvement in
GaN-on-SiC can be gained by optimizing thermal transport
across the AlN nucleation layer at the GaN/SiC interface,7,8 a
far greater reduction in thermal resistance could be gained by
replacing the substrate with the highest thermal conductivity
material available, diamond (jDiamond up to 2000W/mK).
9
Two methods exist for forming GaN-on-Diamond:
Direct GaN-on-diamond epitaxy or transferring pre-grown
GaN. Although encouraging transistor performance has been
achieved by AlGaN/GaN HEMTs grown epitaxially on sin-
gle crystal CVD diamond substrates,9,10 this approach is cur-
rently uneconomical due to the unavailability of large single
crystal diamond substrates. Alternatively, GaN layers origi-
nating from GaN-on-Si epitaxy can be integrated with poly-
crystalline diamond substrates after removing the silicon
substrate by chemical etching. Polycrystalline diamond sub-
strates can be grown in the larger diameters (>3 in.) required
for commercially viable device fabrication, while still retain-
ing much of the thermal conductivity improvement over SiC,
in the range 800–2000W/mK depending on the diamond
growth conditions.11 GaN layers can either be atomically
attached to the diamond substrate by wafer bonding,12 or the
diamond can be grown on the bottom surface of the GaN af-
ter the silicon substrate is removed and following the deposi-
tion of a thin intermediate dielectric layer; the latter method
is used in this work.
Although excellent electrical performance has been
demonstrated for GaN HEMTs on polycrystalline diamond
substrates,13 experimental assessment of their thermal resist-
ance has been limited. The thermal resistance of the GaN-
on-diamond adhesion layer material has been measured
using picosecond time domain thermoreflectance (TDTR),
with values ranging from 1.7 to 4.2 108 m2K/W, although
the TDTR measurement is not sensitive to the underlying
diamond at the GaN/diamond interface.14 In order to assess
the thermal performance of GaN-on-diamond, we use a
measurement approach based on transistor self-heating fora)James.Pomeroy@bristol.ac.uk
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determining the thermal resistance contributions arising
from both the diamond substrate and the GaN/diamond inter-
face. This technique is based on 3-D Raman thermography
mapping, including measured surface and depth temperature
profiles in HEMT structures. The improvement in current
GaN-on-diamond transistor thermal resistance is demon-
strated by benchmarking against equivalent GaN-on-SiC
transistors. An experimentally validated thermal model is
used to explore the potential for further thermal resistance
reduction in GaN-on-Diamond.
The measured GaN-on-Diamond devices originated
from a 4 in.-diameter GaN-on-Si wafer consisting of
a1 lm-thick AlGaN transition layer, 1lm-thick GaN
buffer layer, and 20 nm AlGaN top barrier layer. The silicon
substrate and AlGaN epitaxial transition layer, used to
accommodate the lattice mismatch during GaN-on-Si
growth, were removed to leave only the AlGaN/GaN layers.
It is important that the low thermal conductivity 1 lm-thick
AlGaN transition layer (jAlGaN 1/10 jGaN), is completely
removed to avoid an additional thermal barrier between the
GaN layer and diamond substrate.14 Two wafers were meas-
ured: Wafer A, consisting of a 95 lm-thick hot-filament CVD
diamond layer grown on the GaN back-side following the
deposition of the 25 nm dielectric interlayer.; Wafer B, con-
sisting of a 120 lm-thick microwave plasma CVD diamond
layer grown following the deposition of a 50 nm dielectric
interlayer. The appearance of diamond Wafers A and B was
opaque and translucent, respectively. Ungated AlGaN/GaN
HEMT structures, 100 lm-wide and with a contact spacing
of 20 lm, were fabricated for on-wafer temperature measure-
ments. In addition two finger 100 lm-wide transistors with a
34 lm gate pitch, 4lm source drain opening, and 0.25 lm
gate length were fabricated on Wafer A.
Raman thermography measurements were performed
using a Renishaw inVia spectrometer, 488 nm Aþ laser and
50 0.6 numerical aperture objective lens, with a measured
lateral spatial resolution of 0.5 lm. Raman thermography
exploits the temperature induced phonon shift in a material,
with respect to a reference phonon frequency measured at
ambient temperature: More details about the technique can
be found in Refs. 6–8, 15, and 16. To obtain the highest
temperature accuracy, GaN temperatures were determined
using the A1(LO) phonon peak shift, which is relatively
insensitive to stress.15 The measured GaN temperature repre-
sents a volumetric average through the GaN layer. Diamond
temperatures were measured using the degenerate 1332 cm1
peak. Wafers were mounted on a thermoelectric vacuum
chuck maintained at 25 C; the chuck and sample position
was controlled by a motorized XYZ translation stage with
0.1 lm step size resolution. Three dimensional finite element
thermal models were constructed to accurately represent the
measured device geometry, including temperature dependent
thermal conductivities. A heat load 0.5 lm-long and
0.1 lm-deep was placed adjacent to the drain edge of the
gate in the transistor model, whereas a uniform surface
heater was placed between the contacts in the ungated tran-
sistor model.7,8 An interfacial thermal resistance was intro-
duced in the model between the GaN layer and diamond.
The diamond substrate was modelled with a uniform and iso-
tropic thermal conductivity.
In transparent materials, such as GaN-on-SiC, substrate
thermal conductivity and GaN/substrate interface thermal re-
sistance can be determined from temperature depth maps
measured by confocal Raman thermography.7 The tempera-
ture gradient inside opaque diamond cannot be measured
directly. Instead, equivalent information can be obtained
from the surface temperature profile, following the method
developed here. High temperature accuracy can be obtained
by mapping the highly uniform GaN layer, rather than the di-
amond which can exhibit local stress induced variations in
phonon frequency due to the diamond polycrystallinity.17
Figure 1 shows the GaN layer temperature profile measured
across the surface of ungated HEMTs on Wafers A and B.
Outside the active device channel, where there is no heat flow
from the GaN into the substrate, the lateral temperature gradi-
ent in the GaN layer is in equilibrium with the underlying dia-
mond and predominantly determined by the diamond
substrate thermal conductivity. Inside the active region of the
device, where power is dissipated, the GaN temperature
depends not only on substrate thermal conductivity, but also
the GaN/diamond interface thermal resistance and GaN layer
thermal conductivity. This enables the unknown diamond
FIG. 1. Lateral GaN temperature profile measured for an ungated 100lm-
wide AlGaN/GaN-on-diamond transistor, with a contact spacing of 20 lm.
A source drain bias of 40V was applied resulting in a power dissipation of
3.36W and 4.7W for Wafer A and Wafer B, respectively. The mapped area
is shown schematically as an inset plan view. Thermal modelling results are
overlaid, including a diamond thermal conductivity of 710W/mK and
1200W/mK for Wafers A and B, respectively, and a GaN/diamond interfa-
cial thermal resistance of 2.7 108 m2K/W and 3.6 108 m2K/W, for
Wafers A and B, respectively.
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thermal conductivity and GaN/diamond interface thermal re-
sistance values to be obtained by adjusting these parameters
iteratively in the thermal model to achieve the best fit over
the whole measured surface temperature profile (Fig. 1). In
our analysis, a temperature dependent GaN layer thermal
conductivity of 160W/mK (T1.4) was used, consistent with
previous work.6–8,15,16 Based on the analysis of two devices,
a thermal conductivity of 7106 40W/mK and GaN/diamond
interfacial thermal resistance, of 2.76 0.3 108m2K/W
were obtained for wafer A, with opaque diamond and a
25 nm dielectric interlayer. AlGaN/GaN devices on the higher
grade translucent GaN-on-Diamond wafer with 50 nm inter-
layer (Wafer B) were also measured, obtaining a diamond
thermal conductivity of 1200W/mK and a GaN/diamond
interfacial thermal resistance of 3.6 108 m2K/W.
In order to check the validity of this measurement
approach, GaN and diamond temperatures were measured at
the centre of the 100lm wide ungated HEMT with 20lm
contact spacing on Wafer A (opaque diamond) and compared
to the model result using the thermal conductivity values
obtained in Fig. 1. The depth probed by the laser below the
dielectric/diamond interface was estimated to be <1lm by
comparing the opaque diamond Raman scattering intensity
depth profiles to that of silicon, i.e., the temperature disconti-
nuity across the across the GaN/substrate interface is meas-
ured (shown schematically as an inset of Fig. 2). A similar
approach has previously been used to study the interfacial
thermal resistance between GaN and other opaque substrates,
for example GaN-on-Si.7 The sample position was main-
tained to within <0.2lm during these measurements to avoid
stress variations in the polycrystalline diamond substrate
from influencing the diamond Raman temperature measure-
ment. Figure 2 illustrates the good agreement between the
model, using diamond and GaN/diamond interface parame-
ters obtained in Fig. 1, and the measured GaN and diamond
temperature rise. A similar measurement cannot be per-
formed in the translucent diamond of Wafer B because of
stress induced Raman shift variations measured through the
wafer (D0.5 cm1). Although based on the analysis of
Wafer A we can have a high confidence in the validity of the
thermal conductivity and interfacial thermal resistance values
obtained through the surface temperature results shown in
Fig. 1.
It is known that the thermal conductivity of polycrystal-
line diamond is influenced by crystal grain size which
increases from its nucleation site;18 In the case of GaN-on-
diamond, close to the GaN interface. Therefore, the diamond
thermal conductivity will increase with depth in the devices
studied, with increasing grain size along the growth direc-
tion. In particular, the nano-crystalline diamond nucleation
surface, within 100 nm of the dielectric layer, will have a
substantially lower thermal conductivity than bulk dia-
mond;19 the dielectric and this initial diamond nucleation
layer are included in the GaN/diamond interfacial thermal
boundary resistance in our model. The largest lateral and
vertical substrate temperature gradient occurs within the first
20–30lm of the edge of the active region in the ungated
transistors (Figs. 1 and 2). The “effective” diamond substrate
thermal conductivity probed in device self heating measure-
ment is therefore weighted toward this region and will be
lower than the thermal conductivities measured for bulk
CVD diamond, in the range 800–1800W/mK.11 We note
that the diamond thermal conductivity anisotropy, estimated
to be 30% at a distance of 15 lm from the diamond nuclea-
tion surface,18 cannot be distinguished from the average iso-
tropic thermal conductivity used in this analysis. However,
the effective diamond thermal conductivity obtained in these
measurements is relevant for transistor thermal modelling
and reproduces the lateral temperature profile and diamond
temperature rise beneath the measured device, shown in
Figs. 1 and 2, respectively.
Wafer B, with a thicker 50 nm dielectric interlayer has a
30% higher interfacial thermal resistance with respect to
Wafer A, which has a 25 nm-thick dielectric layer. This does
highlight that the dielectric layer is an important factor in
determining the GaN/diamond interface thermal resistance.
Assuming that only the dielectric layer contributes to the
interfacial thermal resistance (neglecting any contribution
from the diamond nucleation layer), we can estimate the
thermal conductivity of the dielectric layer to be in the range
0.9–1.4 W/mK, based on the layer thicknesses. These ther-
mal conductivities are close to the high temperature limit for
amorphous dielectric materials.20 In that case, the dielectric
layer thermal resistance should scale linearly with thickness
and should be minimized to reduce this contribution.
However, the nanostructured diamond nucleation layer could
have a thermal conductivity <10 W/mK,21 and will also con-
tribute to the total interfacial thermal resistance, which may
account for the observed thermal resistance not being
directly proportional to the dielectric interlayer thickness.
The 2.76 0.3 108 m2K/W interfacial thermal resist-
ance value obtained for Wafer A, which includes the


































FIG. 2. GaN and diamond temperatures measured at the centre of a 100lm-
wide ungated AlGaN/GaN-on-diamond transistor with a contact spacing of
20lm. A source drain bias of 40V was applied, resulting in a power dissipa-
tion of 3.36W. A schematic cross section of the device structure is shown as
an inset. The simulated depth temperature profile is overlaid, using a dia-
mond substrate thermal conductivity of 710W/mK and a GaN/Diamond
interfacial thermal resistance of 2.7 108 m2 K/W.
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layer, is comparable to typical values reported for
GaN-on-SiC.7,8 While even for Wafer A, consisting of an opa-
que diamond substrate, the effective substrate thermal conduc-
tivity is 50%–70% higher than SiC. Consequently, we
anticipate that the GaN-on-diamond transistors on Wafer A
will have a substantially lower thermal resistance than equiva-
lent GaN-on-SiC transistors. To investigate this, temperature
measurements have been performed on GaN-on-diamond
and GaN-on-SiC HEMTs with an identical layout. The meas-
ured GaN-on-SiC wafer consists of a 1.8lm-thick GaN layer
and 100lm-thick SiC substrate. The Raman measured tem-
perature of the GaN-on-diamond transistor is 25% lower than
the GaN-on-SiC device at a power dissipation of 15W/mm,
shown in Fig. 3. Raman thermography measures a volumetric
average through the GaN layer thickness, which is lower than
the peak channel temperature. In order to make a direct com-
parison, peak channel temperatures were extrapolated from
the measured temperatures with the aid of thermal simula-
tions, taking into account the different thicknesses of the GaN
layer in the GaN-on-diamond (1lm-thick) and GaN-on-SiC
(1.8lm-thick) AlGaN/GaN HEMT devices, originating from
the different GaN-on-silicon and GaN-on-SiC growth proc-
esses. The GaN-on-SiC thermal model included a best case
scenario SiC substrate thermal conductivity of 490W/mK
(T1.5) and a GaN/SiC interfacial thermal resistance of
1.7 108 m2K/W, obtained from previous measurements.
The thermal resistance of the GaN-on-diamond transistor was
found to be 40% lower than the reference SiC transistor, based
on peak channel temperatures shown in Fig. 3 at a 15 W/mm
power dissipation, corresponding to a channel thermal resist-
ance of 10K mm/W.
A transistor thermal model can be used to investigate
the potential for even further thermal resistance reductions
in GaN-on-diamond: By assessing the contribution of dia-
mond thermal conductivity and GaN/diamond interfacial
thermal resistance to the total device thermal resistance.
Figure 4 shows the GaN and diamond temperatures meas-
ured for a transistor on Wafer A, compared with the temper-
ature depth profile generated by the thermal model using
the substrate thermal conductivity and GaN/substrate inter-
facial thermal resistance obtained from the analysis shown
in Fig. 1. The agreement observed between simulation and
measurement gives confidence in the validity of the model
and thermal material parameters used. The thermal resist-
ance contribution of GaN layer, GaN/diamond interface,
and diamond substrate can be obtained from the relative
temperature rise across each layer temperature in the depth
profile shown in Fig. 4: 45% and 20% for the
GaN/diamond interface and diamond substrate, respec-
tively. Therefore, most benefit in the current technology can
be gained by reducing the thermal resistance between the
GaN and diamond, rather than improving the diamond ther-
mal conductivity. This could be achieved by decreasing the
dielectric thickness and optimising the dielectric and dia-
mond nucleation layer. To illustrate this, the GaN/diamond
interfacial thermal resistance was removed in the model
resulting in a 40% reduction in the peak transistor temper-
ature, illustrated in Fig. 4. Doubling the substrate diamond
thermal conductivity to 1400W/mK, without changing the
GaN/diamond interfacial thermal resistance, resulted in a
more modest 12% reduction in the peak transistor tempera-
ture (Fig. 4); this highlights the importance of efficiently
transporting heat from the GaN layer into the substrate in
order to take the fullest advantage of high thermal
FIG. 3. Raman measured GaN temperature in AlGaN/GaN HEMTs on the
drain side at a lateral distance of 0.5lm from the T-gate cap edge, for tran-
sistors on a GaN-on-diamond wafer and a reference GaN-on-SiC wafer.
Both devices measured share the same geometry: two fingers, 100lm-wide
and 34lm gate pitch. Peak channel temperatures were extrapolated from the
measured temperatures with the aid of a thermal model.
FIG. 4. GaN and diamond temperatures measured by Raman thermography
on the drain side at a lateral distance of 0.5 lm from T-gate cap edge in a
two finger GaN-on-diamond transistor. The simulated depth temperature
profile is overlaid, using the parameters determined by measurements on
ungated transistors on an opaque GaN-on-diamond wafer (Wafer A). For
comparison, the temperature profiles simulated for an increased substrate
thermal conductivity (jdiamond¼ 1400W/mK) and decreased GaN/diamond
interfacial thermal resistance (Rinterface¼ 0) are overlaid.
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conductivity diamond. We note that once a low thermal re-
sistance GaN/diamond interface and high thermal conduc-
tivity substrate are achieved, the thermal resistance of the
GaN layer itself becomes the dominant factor in determin-
ing the transistor thermal resistance. The thermal resist-
ance of the GaN layer could be improved by reducing the
thickness below the current 1 lm value, bringing the dia-
mond substrate as close as possible to the transistor
channel.
In conclusion, the integration of GaN-based high-power
transistors with high thermal conductivity substrates enables a
significant reduction in transistor thermal resistance: The ther-
mal resistance of a state-of-the-art GaN-on-diamond transistor
is 40% lower than an identical GaN-on-SiC device, with the
potential for even further reductions through optimisation. The
role of diamond substrate thermal conductivity and
GaN/diamond interfacial thermal resistance in determining the
thermal resistance of GaN-on-diamond devices was assessed
by using a combination of Raman thermography measurements
and thermal modelling. Based on the analysis of lateral and
depth temperature profiles, an effective substrate thermal con-
ductivity of 710W/mK and 1200W/mK was obtained for an
opaque and a translucent polycrystalline diamond wafer,
respectively. The minimum GaN/substrate interfacial thermal
resistance determined here was 2.76 0.3 108m2K/W,
which includes contributions from the dielectric layer and the
diamond nucleation layer, and has a three times greater contri-
bution to the total device thermal resistance than the substrate
for the device geometrymeasured here.
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